Abstract| This paper presents an analytic 3 rd order calculation method, without simulations, for delay time of R C-class circuits, whic h can be conveniently used to model on-c hip interconnects. While the proposed method requires comparable evaluation time to the previous 2 nd order calculation method, it ensures more accurate results than those of 2 nd order method. The proposed analytic delay calculation method guarantees allowable error tolerance when compared to the results obtained from the A WE tec hnique or HSPICE and has better performance in ev aluation time as w ell as numerical stabilit y. The rst algorithm of the proposed method requires 7 moments for the 3 rd order approximation and yields accurate dela y time appro ximation. The second algorithm requires 5 moments for the 3 rd order approximation and results in shorter evaluation time, the accuracy of which m a y be less than the rst algorithm.
I. Introduction
As the device and process technology are impro ving, delay times of signal propagation due to on c hip interconnects become larger than those due to gates. Interconnects are related, directly or indirectly, to the delay time as w ell as die size, power dissipation in the form of capacitive load and signal coupling due to dense routing. Hence m uch e orts and researches have been concentrated on the interconnect parameter extraction, modeling and analysis for the accurate estimation and v eri cation of the performance of on c hip interconnects. Since interconnects can be analyzed accurately after physical design stage, it is hard to handle interconnects in such a precharacterized form as used for gates. It is a generally accepted approach to use wire load model for in terconnect delay based on statistical techniques before physical design and to analyze the interconnect delay using extracted circuit parameters and circuit models after ph ysical design.
In circuit extractors, the modeling of on c hip interconnects generally consists of extracting parasitic parameters for a uniform structure, dividing it in to small segmen ts, substituting the T-o r -R C lumped model for each segmen t, and nally cascading each segmen t. In this method, o verall interconnection networks become R C tree, RC mesh or the compound form of these. The potential problem of this method is that the resultan t circuit ma y be extremely large. Hence, for the dela y analysis of interconnects, model order reduction techniques such a s Elmore dela y 1 and AWE 2 based on the momen t matc hing is largely used rather than the direct analysis method, owing to its lower time complexit y.
Elmore dela y, the rst momen t of the impulse response, has been used as a common metric of the RC i n terconnect signal delay due to its simplicit y. As the signal transition time becomes shorter, ho wever, signal bandwidth and maxim um operating frequency become higher 3 . Also the current technology trend, such as the device size reduction for highly integrated circuit and the die size incremen t for high functionality, lengthen the average length of the on chip interconnects, which result in the resistance shielding e ect 4 . Owing to the abo ve-men tioned reasons, Elmore dela y becomes inadequate dela y metric for the high performance circuits.
Contrary to Elmore dela y which approximates the interconnect delay using only one time constan t, AWE Asymptotic W aveform Evaluation, a representative method of the order reduction appro ximates the in terconnect delay using q time constan ts obtained from 2q momen ts. While A WE requires more ev aluation time than Elmore dela y, it ensures accurate results comparable to those of the circuit sim ulator such as SPICE. Generally , for the RC i n terconnects of the chip whose operating frequency is lower than several GHz, dela y times can be calculated within 10 error tolerance when compared to the results obtained from SPICE 5 . Because of the e ectiveness in evaluation time, m uch e orts were concentrated on the calculation of the delay time of on c hip interconnects analytically. Recent w orks presented an analytic second order approximation algorithm for the on c hip interconnect delay time using R C-class 6 or RLC-class 7 . Ho wever, considering that second order approximation ma y result in inaccurate result for high-performance c hips and systems, it would be agreed that an analytical algorithm for the third order approximation is necessary.
In this paper, we present t w o analytical algorithms to calculate the delay time of on chip RC networks, based on stable 3 pole approximation. The rst proposed algorithm requires 7 moments of the impulse response, and the second one requires 5 moments. Since these algorithms calculate poles without nonlinear iterative method used in AWE, the proposed method improves the evaluation time extremely and overcomes the defect of AWE which is sensitive t o n umerical noise. This paper is organized as follows. Following the introduction, in Section 2, we explain Elmore delay and AWE brie y as a background. We pesent t w o algorithms to calculate poles and residues analytically in Section 3. Since these algorithms calculate poles and residues analytically without iteration, they have several advantages as follows. 1 Evaluation time can be improved extremely. 2 Numerical errors can be reduced. 3 The stability of the resultant circuit model is ensured. The stability of the resultant circuit model is particularly one of the weakness of the model order reduction algorithms such a s A WE, which h a v e to use stabilization methods to obtain stable circuit models by means of moment shifting 8 or implementation of passive networks 9 . In Section 4, the results of the proposed method are compared to those of AWE and SPICE. Section 5 concludes this paper.
II. Background

A. Elmore Delay
Elmore delay is used as a common delay metric of the on chip RC i n terconnects due to its simplicity in calculation process. Elmore delay of the on chip RC i n terconnects having N nodes has ON time complexity. For the on chip RC tree, the Elmore delay at some node i, T Di , can be expressed as 10 :
where R ki is the sum of common resistances of the path between node k to the input node and the path between node i to the input node, and C k is the capacitance at node k. Assuming ht to be the unit step response at a certain node, Elmore delay is related to the mean time or the rst moment, m 1 i f w e regard the impulse response as a probability density function R 1 0 h 0 tdt = 1, which i s expressed as:
It is known that impulse responses of the practical on chip interconnects leans to the left. Hence if we consider the waveform as a probability density function, we can express the following relation:
Since the de nition of the delay time is the di erence in times between 50 points of input and output, it is the median rather than mean. H o w ever, delay time approximation by Elmore delay uses the mean value of impulse response as the median value and may result in pessimistic estimation, e.g., an upper bound of the real delay time 10 .
B. AWE Technique
The transfer function between a pair of terminal for any linear, lumped, passive circuit is expressed as: 
From eq.7, j th coe cient of eq.5, m j , is expressed as:
The procedure to approximate poles in AWE consists of performing 2q dc analyses to obtaining 2q moments, and building q th transfer function using 2q moments. For example, when approximating a complex RC tree circuit to a 3 rd order transfer function, 6 moments are required, which can be obtained through 6 successive dc analyses. Using the moment v alues, eq.9 is formed, and the 3 roots e.g. 3 poles of the characteristic equation, eq.10, are computed. Laguerre method is used to obtain the roots of the characteristic equation 11 . Once the reduction of the circuit to a q pole system has been done, j th moment can be expressed in terms of poles and residues as:
where k i is the i th residue, p i is the i th pole of the corresponding node. Hence we can calculate the residues using eq.11.
III. Analytic Algorithms for 3 rd Order Approximation A. Algorithms for 3 Pole Approximation Moment matching used in AWE has two main aws. The rst is that the method is very sensitive to the numerical noise produced by computer which has nite precision, due to the divergence characteristic of circuit moments. The second is that it requires non-negligible evaluation time for calculating poles due to embedded iterative procedure such a s Newton,Raphson. W e discuss numerical noise brie y below, the details of which are dealt in 8 . When reducing big RC circuits, which h a v e many poles, to simple RC circuits, the e ect of high frequency poles to be removed from the circuit may transform the resultant circuits unstable as it gets combined with numerical noise such as truncation error. To o v ercome this problem, numerous methods have been presented 9 , but most of them have a problem in that they require large evaluation times.
The analytical algorithms presented in this section not only overcome the problem discussed above, but also ensure faster evaluation than AWE for obtaining poles. We present t w o analytical algorithms. The rst one denoted as 'Method , 1' generates q th transfer function using 2 q moments, and ensures accurate delay time approximations. The second one denoted as 'Method ,2' requires 2q moments for approximating q th order transfer function, and ensures faster evaluation than Method , 1, but its accuracy may be less than that of Method , 1. A.1 Method-1: Approximation of 3 poles using 7 moments A.1. + : : : 27 As i increases, eq.27 converges to p3 p2 . Hence the equation for the third pole approximation using 5 moments is expressed as:
B. Stability of the Proposed Method For linear, nite and lumped circuits, the stability in the sense of Lyapunov can be analyzed by searching the poles of circuits 13,14 . For the circuit response to converge at t = 1, all the poles must be on the left hand side of the Laplace plain, which implies that every pole has a negative real part. We show that all the poles obtained by the proposed algorithms, Method,1 and Method,2, have negative real parts intrinsically in the following: This proposition follows from the fact that the proposed algorithms obtain the poles through the multiplication and division of real numbers.
Proposition2: Poles obtained by Method , 1 and Method , 2 are negative n umbers.
Since the moments of RC-circuit always satisfy m 2i 0; m 2 i +1 0i : 0 ; 1 ; 2 ; : : : , the ratio of successive moments is a negative n umber. Hence, p 1 s in eq.14 and eq.23 are negative n umbers, and so are p 2 s in eq.18 and eq.24, and p 3 s in eq.22 and eq.28.
C. Algorithm for Residue Approximation
For a system with N poles, we can obtain N residues from the following equation 2 : 
D. Delay Time Estimation
In terms of the poles and residues, the output waveform at a circuit node can be approximated as: ht = k 1 e p 1 t + k 2 e p 2 t + k 3 e p 3 t 31 By the de nition of the delay time, which is the time between 50 points of input and output waveforms, the delay time of the step input, t D , is calculated from the following equation: In this section, we present the experimental results to verify the accuracy and e ciency of the proposed method. We simulated practical RC tree circuits having di erent number of nodes, from 100 to 1000. The simulation was performed on SUN UltraSparc , V workstation. The contents of following methods are faster than AWE, the speed-up of which i s of 2-3 orders for evaluating the poles and of 2 orders for evaluating the residues. The reason that Method , 1 requires longer evaluation time for pole computation than Method , 2 is that Method , 1 handles more numberof moments than Method,2. In case of computing residues, both proposed methods yield about the same speed-up compared to the AWE results.
V. Conclusion
In this paper, we presented an analytic algorithm to compute the poles and residues of on-chip RC circuits, which not only overcomes numerical sensitivity and instability problems of moment matching methods, but requires less evaluation time than AWE. Although the proposed method is restricted to the 3 rd order approximation, which yields good results for most practical RC circuits, it is easy to expand the equations to higher order ones due to its regularity when technology compels.
As the order of equation increases, the proposed method will guarantee allowable error tolerances compared to the results obtained from AWE and the evaluation time will shrink superlinearly compared to AWE. Hence the proposed method is expected to improve the performance in electrical and physical design such as placement & routing which requires iterations of delay time calculation.
